

A 389µm² 26.7nW 8-bit 100kS/s SAR ADC with Hybrid C-CI DAC

Kyungmin Lee and Hyungil Chae Konkuk University

As the development of personal remote therapy systems progresses, there is increasing interest in wireless sensors for biomedical applications. Biomedical signals are characterized by small changes over a long period, and low power consumption is an important design goal for ADCs needed in implanted medical devices. This study proposes a low-power, area-efficient hybrid capacitor-charge injection DAC (C-CI DAC) SAR ADC architecture. The CI ADC, traditionally used in high-speed applications, is used at low speed and a current leakage reduction technique is introduced to reduce power consumption.



 ✓ 4bit MSB CDAC wo bridge capacitor ✓ 4bit LSB CI DAC (in series) ✓ CDAC: ✓ Converts 4 MSBs w modified monotonic switching ✓ After 4 MSB conversion: ✓ After 4 MSB conversion: ✓ After 4 MSB conversion: ✓ With CDAC ✓ Increased channel length reduces leakage ✓ Charge-pumping lowers on-resistance Switches last capacitor from GND to VREF Ensures CI DAC operates within linear range 						 ✓ 5 conversions Operation: V_x and V_y reset to 0 V_y increases until M4 turns off when a Cl cell is activated ✓ Injected charge determined by V_{ov} of M₄ and switches M_{1,2} 	 Solution: Added supply gating switch to ground connection Power Efficiency: Conversion time: 3.65% of sampling period (50% duty cycle clock) 65% power reduction in CI DAC 22.77% overall ADC power reduction
	Cor	nparision Ta	able			Measure	ment Results
	This Work	ESSCIRC'23 [1]	TCAS1'18 [2]	ASSCC'17 [3]	VLSI'15 [4]	0 -20 -20 -20 -20 -20 -20 -20 -20 -20 -2	g 70 70 70 70 − SNDR SFDR
Technology [nm]	28	40	180	40	180	9 -40 - SFDR = 64.04 dB	60
Architecture	C-CI	SAR+ offset-injection	SAR	SAR	Sub-ranging		HS/NDN2
Supply Voltage (V)	0.4	0.4	0.6	0.5	0.6		40
Sampling Rate [kS/s]	100	29	200	100	100	0 10 20 30 40 50 Frequency [kHz]	0 10 20 30 40 50 Fin [kHz]
Resolution [bit]	8	12	10	10	8		DNL : min/max = -0.35/0.36
Input Swing	±VDD	±2VDD	±VDD	NA	NA	Fs = 100 kHz	
Area [mm²]	0.000389	0.0315	0.0675	0.007	0.12	-20 = Fin = 48.73 KHz $SNDR = 42.57 dB$ $SEDR = 57.48 dP$	
SNDR (@Nyq) [dB]	42.57	78.15	56.43	55.2	46.95	$\frac{D}{2} -40$ = $\frac{570R - 57.10 \text{ dB}}{-100}$ = $\frac{1}{2}$	Code
ENOB [bit]	6.78	10.56	9.08	8.87	7.5		$\widehat{\mathbf{m}}^{0.5}$ INL : min/max = -0.29/0.39
Power [nW] FoM _w [fJ/convstep]	26.71 2.43	18.6 0.425	1010 9.32	69 1.5	120 6.6	-100 -120 -120 0 10 20 30 40 50 Frequency [kHz]	$S_{-0.5}^{\circ} = 0.5_{0}^{\circ} = 0.5_{0}^{\circ} = 0.5_{0}^{\circ} = 0.00_{0}^{\circ} = 0.00_{0$

 Comparison table with ADCs for similar applications ✓ Achieves 26.71nW power consumption ✓ Achieves 2.43fJ/conv-step Walden FoM ✓ Achieves the smallest core area of 389µm² 	 Left graphs Left graphs Shows PSD measured at 100kS/s Sinusoidal input 1.66 kHz/48.73 kHz Maximum SNDR: 43.92 / 42.57 dB Maximum SFDR: 64.04 / 57.18 dB Right graphs Right graphs Shows SNDR and SFDR vs input frequency INL: 0.29/0.39 LSB
---	--

This study presents a SAR ADC with small area and low power consumption. The proposed architecture connects a CDAC and CI DAC in series and uses a minimal sampling capacitor to reduce area. By operating within the large redundancy and the linear output range of the CI cell, linearity is ensured. To reduce the power consumption of the ADC, a supply voltage on/off switch for the pulse generator and partially high threshold voltage were used. As a result, the proposed C-CI DAC SAR ADC combines the linearity and power efficiency advantages of the CDAC with the area efficiency of the CI DAC, achieving a 2.43fJ/conv-step Walden FoM and a core area of 389µm².

The chip fabrication was supported by the IC Design Education Center(IDEC), Korea.

