

High PSRR NMOS LDO Regulator With Intrinsic Gain Tracking Ripple Cancellation Technique

JUNGSIK KIM, SEUNGGYUN HA, JEONGJIN ROH Hanyang University

INTRRODUCTION

- Several state-of-the-art techniques have been proposed to improve the PSRR performance of LDO regulators the implementation of multiple small-gain stages to increase the loop gain was utilized to enhance the PSRR performance of the LDO
- Achieving PSRR improvement becomes challenging when the feedforward gain varies with



changes in VIN, output voltage (VOUT) and load current (IL). Because multi-gain stages require a large quiescent current (IQ) to maintain the high frequency of their internal non-dominant poles and feedforward technique typically requires three or more amplifiers, leading to a significant increase in IQ and design complexity.

• To overcome the drawbacks of the conventional intrinsic gain feedforward technique, the proposed LDO generates an intrinsic gain signal through MRPT configured as a source follower. furthermore, implementing the intrinsic gain tracking ripple cancellation (IGTRC) technique through MRPT and a summing amplifier (SA) effectively mitigates the DC output voltage variation of the error amplifier (VEA) caused by changes in load current (IL). This leads to a stabilized loop gain, resulting in the stabilization of the PSRR



Fig. 1. Conceptial block diagram of intrinsic gain feed-forward ripple cancellation: (a) conventional LDO and (b) proposed LDO.

PROPOSED CIRCUIT DESIGN





Fig. 2. Block diagram of the intrinsic gain tracking ripple cancellation technique

💀 Vоит

33mV 🇘

100ns

0.1mA

-50

[gp] -60

∀⊔ -70

<u>.</u> -80

ര്ര -90

-110

-120-

10³



Fig. 3. PSRR post-layout simulation results of LDO for (a) proposed IGTRC, (b) improvement of PSRR with IL variation

Spe	cifications			
Technology	DB 180nm BCD			
Chip area	0.022 mm ²			
VIN [V]	1.2 - 2.0			
CL [uF]	4.7			
Dropout Voltage [mV]	200			
Load Regulation [mV/mA]	0.034			
Line Regulation [mV/V]	6.83			
Overshoot Voltage[mV]	17			
Undershoot Voltage [mV]	33			
l _Q [uA]	3.7			
PSRR@I _{Load} :100mA	100kHz	-97dB		
	1MHz	-85dB		
	10MHz	-65dB		
PSRR@I _{Load} :0.1mA	100kHz	-83dB		
	1MHz	-95dB		
	10MHz	-77dB		

Fig. 5. Measured (a) load transient response for a IL step of 100 mA, (b) line transient response for a VIN step of 1 V (IL = 100 mA).

VOUT

200ns

1.4V

17mV 🗘 🗍

000µs

100ns

0.1mA

3 54.0mA

50mV

50mA

100mA

(a)

10⁵ Frequency [Hz]



<u>100µs</u>

100mV

500mV

100µs 10.0MS/s 10k points

2.4V

(b)

200ns

1.4V

3 J 1.80 V

Fig. 4. Microchip photograph and test	(a)	(b)		-7700	1
PCB.	Fig. 6. Measured PSRR when (a) $IL = 0.1 \text{ mA}$, (b) $IL = 100 \text{mA}$		 Table 1. Design result		
CONCLUSION					

- The proposed high PSRR LDO presents the design of the IGTRC technique. This technique uses MRPT and SA in the IGTRC loop for PSRR enhancement. The measured results verify the operation of the proposed IGTRC technique over wide ranges of IL and frequencies. As a result, the proposed LDO achieves a PSRR better than 50 dB up to 10 MHz with 3.7 µA of IQ
- The measurement results, along with the high PSRR and low IQ presented in Table I
- The chip fabrication was supported by the IC Design Education Center(IDEC), Korea.

